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ABSTRACT 
The presence of fluorine at the Si SiO 2 interface has been shown to reduce the interface 
state density and improve the aging characteristics with respect to hot electron injection for 
MOS capacitor structures. My experiment verifies these results for MOS transistors with 
submicron channels. Interface states on this type of device have been difficult to measure by 
traditional techniques because they all rely on capacitance measurements at some point. This 
t introduces a lot of error from stray capacitance for the case of small devic~s since the 
capacities involved are very small. I used the charge pumping technique to measure the 
interface states directly and eliminate the need to measure any capacitance. This enables 
measurements on much smaller geometries than possible with earlier techniques. 
In my experiment I implan.ted various doses of fluorine .into the polysilicon gate before 
patterning the gate. I then measured initial interface state densities, subjected the devices to 
uniform hot ~lectron injection, then measured final interface state densities. I also had SIMS 
measurements done to confirm the presence of fluorine at the interface. 
My results showed that the presence of fluorine did indeed improve the immunity of the 
transistors to hot electron degradation. However, there is an optimal _concentration of fluorine. 
Too little fluorine dose not show any effect and too much fluorine degrades the bulk oxide 
properties. For the fluorine doses that I tried, I found that 2 x I 01~ / cm 2 at 20 KEv gave the 
best results. This condition resulted in a tlD;, of 9 x 10 10 / cm 2 compared to 2.0 x 10 11 / cm 2 
for my control samples which did not get a fluorine implant. All devices were stressed at a 
constant current injection of one nanoampere for 30 min .. 
1 
CHAPTER 1 
INTRODUCTION 
1.1 BACKGROUND 
The importance of the control of the interface state density lies in its effect on device 
stability. Fluctuations in interface state density result in fluctuations in MOS transistor 
parameters such as threshold voltage and aging characteristics, in particular degradation in gm 
(transconductance). It is desirable to have. devices with consistent threshold voltages and to 
minimize gm degradation since this reduces the current drive of the device. Interest m 
fluorine with respect to interface states came about as a result of its increased use m 
processing. Such processing includes wet chemical cleaning with HF, fluorine based plasma 
etching of contact windows, BF 2 source drain implants, and W deposition and WS; formation 
through WF 6 decomposition. 
The severe degradation of the _MOS structure by fluorine has been reported by Shioya 
et al[I ]. They studied the breakdown characteristics of polysilicon and tungsten silicide gate 
MOS capacitors. They found that there was a lower breakdown distribution for these 
capacitors than for polysilicon capacitors and it was believed that the fluorine was responsible 
for degrading the oxide by breaking Si -0 bonds and forming Si -F bonds. They tested this 
hypothesis by running an experiment where a layer of nitride was deposited on the gate oxide 
prior to polysilicon deposition. The nitride acted as a diffusion barrier to the fluorine and the 
breakdown distribution of the oxide was improved. Nishioka et al [2] have also looked at the 
effects on device performance of small amounts of fluorine left on the wafer prior to 
oxidation in dry O 2 and the effects of small quantities of NF_, added to dry O 2 during the 
initial stages of growth. This group reported improved resistance of MOS capacitors f(l 
2 
Fowler:..Nordheim hot electron injection following a post cleaning procedure which leaves 
fluorine on the surface of th.e wafer prior to oxidation and is incorporated into the film. They 
have also looked at the effect of short initial purges of NF 3 on the oxide resistance to 
constant current stress and X-ray irradiation [2],[3] and [4]. The short initial purges of NF.3 
were shown to improve the dielectric properties of the SiO 2 , but longer purges were found to 
induce excessive degradation. 
Much of the original work with fluorinated oxides was fueled by interest in the enhanced 
oxidation of silicon in the presence of fluorine. Tarantov et al [5] found that fluorine 
enhanced the rate of anodic oxidation and that fluorine was highly mobile in the oxide. 
Williams and Woods [6] provided additional evidence to support that fluorine was highly 
mobile. They deposited potassi~ fluoride on a silicon wafer with I 00 nm of thennally 
grown wet oxide. The wafer was then subject to negative corona charging in air at 12 Mv/cm. 
Measurement of flatband voltage indicates that a negative ion had diffused through the 
contaminated oxide and SIMS measurements showed that fluorine diffused through the gate 
oxide. 
1.2 PURPOSE 
The purpose of my experiment is to examine the effect of fluorine on interface state 
density and aging characteristics for MOS transistors. Implanted fluorine will be used since 
its dose and disposition in the silicon is very controllable. Such experiments have been done 
in the past using MOS capacitors but not with actual transistors. The techniques traditionally 
used to gather such information require the measurement of capacitances and the capacitance 
of short channel length devices is too small to be measured accurately. Instead of capacitance 
measurement I used the charge pumping technique which involves the measurement of 
currents only, thus eliminating complications from stray capacitances associated with such 
things as test leads and other fixtures. Originally, the charge pumping technique w:1~ too 
3 
poorly understood to yield reliable results and this perception still exists today among many 
people. However, these problems have been overcome and the technique is now well 
understood and is a reliable analytical tool. The use of the Charge pumping technique is the 
central point in making my thesis wtique. 
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CHAPTER 2 
THEORY 
2.1 YIECHANISM OF Fl.UORLl\.IE INTERACTION WITH INTERFACE ST ATES 
\ 
\Vhen fluorine bonds to a dangling or weak Si bond. the associated trap stJte is moved 
outside the siricon band gap, thus rendering it ineffective. A model of continuous!~ 
distributed trap states has been given by Sakurai and Sugano [7]. They developed a mclhoJ 
to calculate the electronic structures of crystalline and Si-amorphous SiO 2 interfaces with or 
without microstructural defects based on a semi-empirical tight binding Hamiltonims· and 
the Greens· function iunnulation, and applied it to the calculation of the energy level of the 
trap states between the amorphous StO 2 md Si substrate with ( 111) orientation. They 
modeled the interface as crystalline Si with ( 111) orientation and amorphous SiO.., 
represented by a Bethe-lattice as shown in figure 2- 1. 
,3rnorphous 
5i0 2 
cr-~~tal line 
~ii icon 
' • top view of 
Bethe -I attice 
.. 
FIGURE 2-1 . Basic model constructed with amorphous SiO 2 represented by Bethe-lanice 
and Si substrate with ( 111) orientation. Open and closed circles denote O and Si atoms 
respectively [7]. 
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FIGURE 2-2. a) Perfect interface and oxygen dangling bond at the Si -Si0 2 interface having 
no energy level in the range between .5 ev below the top of the valence band and .5 ev above 
the bottom of the conduction band of Si. Opened and closed circles denote O and Si atoms 
respectively. b) Si dangling bond, Si-Si bond, and O vacancy level at the interface. These 
energy levels move in the lower half of the Si band gap with changing bond length d. Open 
and closed circles denote O and Si atoms respectively [7]. 
The Bethe-lattice used to represent the amorphous Si0 2 is a hypothetical, tree-like lanice 
containing no closed rings, where the vacancies of O and Si are maintained two and four 
respectively. It is constructed by connecting Si0 2 tetrahedrals and has 3 fold symmetry. A 
nonnal Si -0-Si angle is 144 ·, which is believed to be the peak value of Si-0-Si angle in 
an amorphous SiO 2 system. This angle is varied between 120 • and 180 • to produce the 
amorphous effect. Although the long range configurations are quite different in the 
amorphous and crystalline cases, the electronic structures as detennined by optical absorption 
measurements are similar. Since short range effects such as vacancies arc important for 
interface states, the Belhc-lattice is considered to be a good approximation to represent lhe 
amorphous Si. On the basis of this model, the energy levels of the Si -SiO 2 defects have 
6 
\ 
been calculated. changing various parameters such as bond lengths. oond angles. bond 
rotation leads to a continuous dislribucion of energy levels in the band gap of Si. 
The calculations of Sakurai and Sugano resulted in the observations described below. As 
illustrated in figure 2-2. both the perfect interface with the bond angle r~mging from 120 • to 
180 • and the interface with oxygen dangling bonds do not have a state within the band gap. 
\ 
However the Si 3 =Si- dangling bond at the interface gives rise to a state ar about the middle 
of the Si band gap as shown in figure 2a. The 0-vacancy and Si -Si weak bond at the 
interface produce traps in the band gap whose energies vary in the lower half of the band gap 
by changing various oonding parameters. Figure 2a demonstrates the dependence of the 
Si -Si weak bond level including the 0-vacancy level on the Si -Si bond length. Figures 2-3a 
and 2-3b show how the 0-vacancy varies in energy depending on the bond bending angle and 
rotation angle respect'ively. Of the two parameters bond length gives the stronger effect. 
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FIGURE 2-3. a) 0-vacancy and its dependence on the bond bending angle. b) Dependence of 
0-vacancy level on the bond rotation angle. Open and closed circles· denote O and Si acorns 
respectively [7]. 
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A level in the gap is also generated when the Si dangling bond interacts weakly with an SL 
atom which is already bonded to four oxygen atoms in the SiO 1 network. The energy of this 
level varies in the lower half of the gap when the distance between these two Si atoms is 
• 
varied from 2.3A to infinity. This is illustrated in figure 2-4. 
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FIGURE 2-4. Energy level of Si dangling bond weakly interacting with an Si atom which is 
already bonded to four oxygen atoms in the SiO 2 network. The energy level varies with 
changing distance d. ¢> rotation gives no significant effect on the energy level. Open and 
closed circles denote O and Si atoms respectively (7]. 
Si -0 weak bonds and Si -0 weak interactions produce trap levels in the upper half of the 
gap. The Si-0 weak bond changes energy level depending on bond length and. bond bending 
angle as demonstrated in figures 2-5a and 2-5b respectively. Si -0 weak· interactions are 
situations where the Si dangling bond inccracts weakly with the Q atom which is already 
bonded to two Si atoms in the SiO 2 network. The dependence of the Si -0 weak interaction 
level on the distance between the Si atom and the O atom is shown in figure 2-6. The Si -Si 
weak bond, Si ~i interaction, Si -0 weak bond and Si-0 interaction are thought to be the 
possible origins of the interface traps continuously distributed in energy. This is because the 
bonding parameters at the interface vary because of the amorphous structure and large 
internal stresses. 
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FIGURE 2-7. a) Commonly observed U-shaped distribution of inte;face-trap state density in 
lhe. forbidden gap of Si. b) Assumed bond length density N (d)(A- 1 cm-2) vs bond length 
d(A) [7]. 
The commonly observed U shaped distribution as shown in figure 2-7a cart be explained 
if the bond length distributions of figure 2- 7b and the energy level dependences o·n honJ 
length as per figure 2-2a and figure 2-Sa arc assumed. The rapid decrease of the distribution in 
• figure 2-7b is reasonable because the normal bond lengths are shoner lhan 2.5 A and ·the 
longer bond lengths are less likely. The gap states move out of the energy range between .5 
eV below the top of the Si valence band and .5 eV above lhe .bottom of the Si conduction 
band when any of the species H. OH. Cl or F is bonded to the Si -atom at the interface. This 
situation is illustrated in figure 2-8. A trap whose energy level is outside lhe band gap can not 
normally function as a interface state. This explains the effecti.veness of reducing the interface 
state density by annealing with such species as H 2• HCl and F. 
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FIGURE 2-8. Impurity at lhe Si -SiO 2 inLcrfacc. If any of H. OH. Cl. and Fis bonded to the 
Si dangling bond. no energy level exists in the energy range between .5 eV below the top of 
the valence band and the .5 eV above the bonom of the conduction band of Si. Opened and 
closed circles denote O and Si atoms respectively [7]. 
2.2 CHARGE PUMPING 
The charge pumping technique can be described .as follows for an n-channel transistor, the 
p-channel case being similar with the appropriate changes. A MOS transistor is repetitively 
driven into accumulation then into inversion by applying a pulse to the gate. While the pulse 
is driving the channel into inversion. electrons flow into Lhe channel from the source J.nd 
drain (SID) and become trapped in the interface states. When the pulse amplitude starts to 
fall, electrons begin to detrap and flow back out of the channel through the S/D. The surface 
potential sweeps very quickly from Vr through flatband and all of the electrons do not have 
time to leave the traps and the channel. When the transistor goes into accumulation. these 
1 I 
remaining electrons recombine with Lhc hole maJori ty carriers. This recombinalion gi vcs nsc 
to a net current which flows into Lhe substrate. This current is the charge pumping current 
and is repeated for each cycle of gate pulse. The details of this process will now be 
described. 
\ 
@ PULSE GEN n . A . I'--. 
SCOPE 
V ~ l "' I 
I ,.,. I 
- p·S1 ( /' ,.... 
oc AMME l(R 
ll<EI IHLEY 6161 
FIGURE 2-9. Schematic illustration of the charge pumping technique [8]. 
For charge pumping. the transistor is connected as in the circuit of figure 2-9. Staning out 
in accumulation. as Lhe gate pulse stans to increase. holes from the interface states are cm.ittcd 
to the valence band (electrons trapped in the states from the valence band). As long as the 
rate of hole emission is able to keep up with the changing surface potential imposed by the 
gate pulse, the interface state charge is in qynamic equilibrium with the gate pulse. region 1 
of figure 2-10. This steady state condition is expressed as 
dQ,Jdt I tm > dQ,ldl I ss• ( 2- l ) 
where dQ, I dt I " is the rate of change of trapped charge density required to maintain the 
steady state condition and is given by 
12 
( 2-2) 
dQ, ldr I ,,,. is the real rate of change of trapped charge density as i'mposed by the emission o( 
holes to the valence band. this is givcnby 
( 2- _),. 
where·~/{)= carrier density in the traps/cm 2 . When the surface potential reaches llatband. 
the surface potential changes rapidly, the rate of emission of holes can no longer 
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FIGURE 2-10. Different processes occurring during one cycle of gate pulse.[8] 
keep up with the rate required to maintain equilibrium and the· channel is in a non steady 
state_-, i.e. the interface stat~ charge is a function of both time and surface potential,.region 2 of 
figure 2-10. When the surface potential approaches Vt, the surface concentration of electrons 
increases resulting in a reduction of the trapping time constant for electrons given by 
13 
( 2--l) 
where nJ is the surface concentration of minority carrier. vt1,. is the thennal velocity of the 
carrier and cr,. is the capture cross section of the electrons. This process becomes fast and 
dominant and the interface sta(es are back in equilibrium with the gate pulse. i.e. steady state. 
region 3 of tigure 2-10. When the gate pulse reverses. simiL.ir mechanisms operate. electrons 
are emitted to the conduction band region 4 of figure 2-10 when threshold 1s reached. the non 
steady state emission of electrons to the conduction band occurs followed by removal through 
the source drain .regions, region 5 of figure 2- l 0. When the flatband voltage is reached. the 
trapping time constant of holes become imponant and holes fiU the remaining traps tilled with 
electrons, that is steady state. region 6 of figure 2-10. (i e. electron Jre emitted to valence 
band). Referring to figure 2-11. four different currents c:.1n be associated with the three 
operating regions of a transistor, i.e. accumulation, depletion and inversion. Assuming the 
average D,, values are the same through the regio·n of"interest in the bandgap. these currents 
can be expressed as 
, -
I 1 = -q .. D" ~'Vt f Ac, ( 2-)) 
2 -12 = q D,, i1Wtt f Ac, ( 2-6 l 
2 - . 
/3 = -q Du ~'V,i f Ac, ( 2- 7) 
and 
(2-8) 
11le net charge pumping current given at the substrate is given by 
2 - . . 
lsus = lcp = / 4 + / 3 = q Dil ('1\V,v. - '1\V") f Ac· (2-9) 
14 
Th~ current measured at the s_ource drain- is given by 
, - .. 
ls10 = f cp: = 1 r + f 2 = q- D,, C~\Vtt - ~\Vt) f Ac ( 2 - I (}') 
Iv 
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FIGURE 2-1. 1.. Top: Foµr different currents fiowing during one cycle of gate pulse. Bonom: 
Different energy regions ,associ-a_ted with the_se four current components:. /. 1 i_s the tr~ppmg 
current of electrons· corresP(?nding to ~'Vt; 12 i_s the emissior:i .current. of electrons ((a} 1s 
steady state, (b) is noristeady~state), cbrrespondiog··to- ~'+'u; t 3 is the trappi·ng current of holes 
corresponding to ~w.,.; and / 4 is ·the· -emission. current of holes: ((c) 1s stea9y-state, (d) ·is 
nonsteady-state), corresponding to ~'V,1u·. The shaded area corresponds to the ne-t. .current 
flowing into th~ source drain from the substrate. (8 f. 
The· energy le·vels ofµie emiuing ~.urface states can be described by 
and 
E E . "k I ( . . (£, - Er:,,.·.,,} / la) Uft,I - , =. - t n Y11, cr" n, (tm,t +. e 
E E kl ( (EFocc'-E,)1k1). em.It - I :- l n v,,. (JP n, ltm), + e . . . 
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(2---l l) 
(2-12) 
E,m, is the emission level of electrons. E,m h is the emission level of holes and t,m,. r,'" >i Jrc 
' t I , 
the times of nonsteady state emission for electrons and holes respectively. The ex.pQnentiJI 
terms account for th~ case where the emission levels arc situated closer co the band edges l!lJn 
the quasi Fermi levels. The d~rivation of these equations c:in be found in [9]. For squJrc 
pulses the emission times are given by 
I VFB - Vr I 
l,m.t = I ~Ve r 
{· 
/ I 
and 
I VFB - Vr I 
{tm.h -:- I 
l, 1~v G 
and the charge pumping current for an n-channel device is given by 
For a triangular waveform these emission times are .given by 
and 
t,m t = 
' 
I vfB-v, I 
I ~Ve I 
1 . 
-a 
f 
'''" h = 
I VFB - Vr 1. I 
- (1 - a). 
I ~Ve 1· f 
( 2.· \.~I 
, 2- l-l) 
(2-1 o 1 
(2-17) 
whe~ f ·is the frequency and a is the fraction of the period that the gate pulse is rising. The 
charge pumping. current for the n-channel device is then given by 
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- [ [ I V FB - V r I 1 ] J· lcp = 2 q D;, f Ac kt In (v,n ni'/a.aP +In I LlVc I / .../a (I - a) (2-18) 
for sawtooth pulses. This f onnula also applies for_p-channel devices, taking into account sign 
reversal for the current. There are of course some effects that would invalidate this equation 
equation, they will be discussed later. 
For the case of pulsing the gate with a triangular wave fonn, plotting the recombined 
charge per cycle as a function of frequency on a sem.ilogarithmic plot, one obtains a straight 
line, the slope of this line can be used to determine the interface state density. This result. 
lcp 
comes about as follows. Using Q = -· 
ss I 
[ [ I VFB - Vr I 1 ]] Q,, = 2q D~ Ac kt ln(v,h n; ,JoP a.)+ In I LlVc I / .../a(] - a) · (2-19) 
The slope of Qss with respect to log f is given by 
dQ55 2qktDiJ 
----Ac. 
d log f loge (2-20) 
This allows the determination of the interface state density without the need for any other 
parameters than the temperature or the gate area. From equations 2-16, 17, 19, 20, it can be 
seen that the energy range spanned in the gap depends only on the rise and fall times of the 
pulse. The fall time detennines the energy range scanned in the upper half of the gap while 
the rise time determines the energy range scanned in the lower half of the gap. Of course, for 
symmetrical triangular pulses, the same range is scanned in the upper and lower half of the 
gap. IJ one wanted, you could use a square pulse with variable rise and fall times and scan the 
upper gap by keeping the the rise time constant and varying the fall time. To scan the lower 
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gap one would keep the fall time constant and vary Lhe rise time. The details of this Jrc J~ 
follows. 11le charge which recombines per cycle can be written as 
£2 
QfJ=qAr, f D"(E)dE, , ·°) I ( ·- ··- ) 
f1 
where E 1 and £ 2 are the boundaries of the energy range which is scmncd Jnd D" 1s the 
interface state density at energy. The derivative of Q55 with respect Lo the rise or fall time t'I 
given by 
If one wanted to scan the upper half of the gap for example, you would keep the nse time 
constant while changing the fall time, leading to 
From equation 2-11, £ 2 can be written as 
(2-24) 
Thus 
d£ 2 kt 
--=--
(2-25) 
dt1 ti 
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Therefore D;, can be found from 
D·· (£-,)- __ rt_ 
'' .. - qAckT 
dQSS 
dr1 · 
By keeping the fall time the same and varying the rise time you can obtain in a similar way 
tr dlcp 
D·(£ 1)---- --
,, · - qAcktf dtr 
(2-26) 
(2-27) 
(2-28) 
The charge pumping current increases with increasing amplitude of the gate pulse. This 
happens because the time that the channel is in depletion is decreased. This reduces the time 
for emission to occur and less charge is emitted. Therefore, there is more charge to recombine 
and give rise to the charge pumping current. This can be expressed as 
(2-29) 
When the channel does go into inver~ion, the surf ace potential is not pinned exactly at 2q>F, 
there is a small increase in surface potential with gate voltage. Therefore one would expect 
that the energy range over which the interface states contribute to the charge pumping current 
would increase , leading to an increase in the charge pumping current. However, this effect is 
of second order and the charge pumping current dependence on g·ate amplitude is dominated 
by the non-steady state emission phenomena as just explained. The charge pumpin~ r ·111 n.·nt 
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also depends on the reverse bias applied to the source drain regions. the charge ·pumping 
current decreasing with increasing reverse. This is effected through the dependence of the 
threshold voltage on lhe body effect which increases with reverse bias. This increases the 
emission time by increasing the nominator of equation 2-29. A second decrease with reverse 
bias is effected through the modulation of the gate area with reverse bias which can be 
modeled by 
where N0 is the surface doping concentration and Leff is the effective channel length. Another 
phenomena which occurs in the charge pumping technique is the "geometric current 
component". This was observed in the early charge pumping experiments by Burgler and 
Jespers l IO]. It occurs for channels having a large length to with r.uio. Here. the electrons 
emitted from the interface states when the device is going from inversion to accumulation do 
not have enough time to flow into the source drain regions and recombine with maJority 
carriers when the device finally goes into accumulation .. This geometric charge component 
can be expressed as Qmnb = aC ox ( V c - V r ). The total charge pumping current taking this 
geometric component into account is then given by 
(2-31) 
It was initially thought that due to the geometric component only favorable geometry devices. 
i.e. devices where the length to width ratio is much less than one. could be measured with the 
charge pumping technique [ 10.11 ). However. this geometric component does not occur with 
triangular waves. even for unfavorable geometries. The length of time that the channel is in 
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inversion must be longer than the trapping time constant of the trap. otherwise the traps will 
not be completely filled. This would result in a smaller than nonnal charge pumping· current. 
When using triangular pulse. since the pulse amplitude effects the inversion time. sufficient 
amplitude must be used to avoid trapping time constant effects in which the traps can not 
become completely filled. 
2.3 TRANSISTOR AGING 
The technique I used to age my device involved the unifonn injection of substrate hot 
electrons generated by avalanche multiplication. Of course this technique applies to an n-
channel device. In the technique. the device is repetitively cycled through accumulation and 
inversion at a high rate. The surface is not always in equilibrium with the gate voltage,. but 
rather. when the device 1s sweeping from llatband to inversion. the surf ace potential is 
changing too rapidly for the carrier _generation to keep up with charge requirements required 
by the sweeping gate volt.age and the device enters the deep depletion regime. Here the charge 
is ·supplied by a widening of the depletion layer width. Electrons generated in the depletion 
region are swept toward the gate. On the way they produce other carrier pairs by .collision. the 
additional electrons generated by collision are also swept to the gate. A cenain fraction of the 
electrons have enough energy to overcome the energy barrier at the silicon silicon dioxide 
interface and become injected into the conduction band of the oxide. These electrons are the 
so called "hot electrons". This process continues until an inversion layer stans to fonn at the 
surface. The electric field associated with the inversion layer decreases the surface potential 
and hcocc the energy of the electrons. The process is repeated for each cycle of gate pulse. 
The details of this process will now be discussed. 
'The avalanche condition is reached when each carrier that crosses the depletion region 
generates one electron hole pair. This process can be described by [ 12,131 
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... 
Wotm 
f a,dx = 1. 
() 
where W0 is .the depletion layer width and a, is the number of electron hole pairs gener~ncd. 
The value of a. can be expressed as a, = A E 5. where A c1n be given ;:m cmpiricll v;.iluc of 
1.65 X 10-2~ [ 14 ]. At avalanche for a p-type material. the voltage drop across the dcplctton 
region V,~ is related tO· Wo1im by 
( 2- '~) 
Th~ voltage VA is thus ;,i characteristic parameter of the the silicon substrate ;.ind can be 
calculated using Poissons equation as [ 15] 
Free carriers generated during avalanche and which reach the surface can either over come the 
interfacial barri.er. i.e. the hot electrons. or must flow to the source-drain. An injection 
efficiency y can be established describe the probability that an electron present at the surface 
gets into the ox.ide. It follows that for an inversion layer density of Q ',,n, any increase 8Q 'u,v 
leads to an increase 6QUl1 of the number of injected earners given by 
' , 
8Q,IIJ = "( ( Q /NV) 8 Q /NV. (2-35) 
Electron injection proceeds until an inversion layer density corresponding to the equilibrium 
density is established, the injection process then stops. The quantity of carriers injected until 
then can be ex.pressed by 
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and 
Q;"" 
Qinj = f y(Q '1w )OQ ',nv = <y;> 
0 
Q,nv 
f ' dQ ,,,,, = <y> Qinv, 
0 
where <y> represents the averag_e value of the injection efficiency defined by 
0 
<r>=------Q 
f inv d/5" 
o· 
(2-36) 
(2-37) 
(2-38) 
The injected current is then defined as l;nJ = dQ;nJ I dt, If the gate current varies periodically 
as in fig 3-1, the average current injected can be written as 
fp ff) 
l f dQinj 1 J ',,.,, dQinv (1) 
<f;n·> = - dt = - y(Q ) dt = - Q;n·, 
J tp O dt tp O dt 21t J (2-39) 
where tP = 2~. The product y [d Qinv J dt is at a maximum when avalanche occurs in the 
(1) dt 
bulk silicon. The electric field there is then at a maximum and the ratio dQ;"v I dt also reaches 
a maximum. This ratio can be increased by thennal or optical stimulation to stimulat_e the 
injection process if needed. 
In practice, pulsed injection techniques use a ·high frequency to limit the duration of 
inversion, which would exert a higher field across the oxide and tend to cause oxide 
breakdown. Pulses of various shapes such as sinusoidal. trapezoidal or square can be used. 
The important considerations are to have a high enough frequency (enough repetitions to 
produce a significant current), a short pulse duration (avoid excessive exposure to in\·t·1 '.;inn 1 
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and a high enough amplitude to achieve avalanche breakdown. Very often sinusoidal wave 
forms are used because their amplitude can ejsily be amplified by .using a high Q resonJnt 
circuit. This is necessary because the amplitudes available from typical function generators 
are not high enough to achieve avaLmche. typically Jbout 100 volts are necessary depending 
on the silicon doping. This is technique pioneered by Goetzberger and ~icollian [ lfl J .. 
However, if the device has a thin enough gate oxide and the doping is high enough. kss 
amplitude is necessary and the square wave amplitudes Jvailable directly from a function 
generator may have sufficient amplitude. This was the case for my e,pcriment in which a 
rectangular pulse was used. 
The following equations pertain to (he case of a sinusoidal wave [ 17]. but they ;ire 
presented here to illustrate the general :1pproach. The energetic distribution of the hot carriers 
in the silicon substrate is of the ~axwellian type. with an effective temperature Te· At each 
point in the substrate the instantaneous current density of minority carriers can be given by 
1, = j qv ( £. £.5CN(£)J exp [-(£ -£0 )I kc, JdE. ( 2--H) l 
0 
where v represents the canier velocity and is a function of carrier energy and electric held, 
N(E) is the density of states at energy E in the conduction band. £0 corresponds to the chosen 
energy origin in the silicon. The density of injected current 1 "'I can be calculated in a manner 
similar to that for ionic currents and is given by 
(2--ll.) 
where ·sis a complicated function of carrier energy. We can approximate S and T, as constant 
(S0 ,Tt0 ) for a given amplitude of avalanche field. Furthermore, we can say So = 1. Further 
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assumptions are that band bending and $b I k.Tt remains constant during the hot electron 
injection interval. Of course. during the injection period J",1 superimposes onto the 
displacement current in the SiO 2 .10 . .J,n; is a f~nction of 1 t . 
1,n; = J ,! x. Const 
The current density it can not be accessed easily and in practice le can be considered equal to 
the displacement current in the SiO 2 • 10 , which is accessible experimentally. We c.m thus 
substitute it by 10 in equation 2-41 to calculate J"~J. The average current density collected by 
the gate in one period. lr;. can be given by 
(2-43) 
. ' 
where r 1 and r I represent the time interval over which injection occurs. It follows that 
. ' I : 
. w . · $a : J lr;=,S0 exp1-. i loU)dr. 
_7t \ kTto ) I I 
Eox can then be written as 
E ox ( l) = E O sin (we) ( 2--l 5) 
for a sirwsoidal wave. Avalanche stans for Eox = £8 at time 1 ·1 and stops for Eox = Ea at 
, , 
time t 2 . Beyond t 1 , the substrate is in inversion and injects no more minority carriers. The 
magnitudes of Eox and Esc are related. At the onset of avalanche we can write 
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(2-46) 
The value of JO is linked to the instantaneous value of the oxide field by 
dQox d 
f o(t) = = - £0 £0 x Eox(t). dt dt (2-47) 
It follows that 
(2-48) 
and after inserting this into equation 2-44 we get 
(2-49) 
Titis relatively simple expression for le has been derived assuming that .Je can be taken as 
equal to JO . This approximation is justified for frequencies below 500 kHz. At these 
frequencies, the minority carriers which are not injected during the depletion period have 
enough time to recombine with majority carriers during the following accumulation period. 
Titis is no longer true above frequencies of about 500 kHz and the value of £8 becomes 
dependent on the frequency and £ 0 . When equation 2-49 is justified, 1 c varies linearly with 
During hot carrier injection, charge is trapped in the interface states and in oxide traps. 
These trapped charges reduce the field experienced by the substrate and cause the injected 
current to decrease. In order to maintain the injected current constant, the gate voltage must 
be constantly adjusted via a feedback loop. The nature of the trapping location can be 
cliff erented on the basis of what happens to the flat band voltage shift. If~ l 'r;A and i\ \ ·rn arr 
identical, the only mechanism taking place is trapping in the bulk oxide. If ~VGA and ~ \ ·FB 
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differ, both bulk trapping m the oxide and trapping at the interface is occumng 
simultaneously. This is shown as follows. During carrier injection, EA, the avalanche field in 
the silicon near the interface is intense, as is E8 , the filed in the oxide near the surface. With 
EBo being the value EB in the absence of trapped carriers, Then we may write 
-
EBo = EA Esc IEox = Eox. (2-50) 
As traps fill in the oxide bulk, EB moves away from EBo to which it it linked. Then, 
(2-51) 
Thus. to maintain the injection current at a constant value. we must maintain EB and EA at a 
constant value and thus compensate charge trapping by readjusting the gate bias by a quantity 
of 
(2-52) 
Thus by f oUowing ~A durin_g injection, we can follow trap filling in the bulk. On the other 
hand, the change in flat-band voltage reflects the action of all charges, in the bulk as well as at 
the interface. This follows from 
(2-53) 
Thus a comparison of L\V GA and L\V FB thus permits to distinguish between the bulk and 
interface trapping . 
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2.4 DETERMINATION OF FLATBAND VOLTAGE 
Since there was a MOS capacitor on my test structure I took advantage of this to include 
some parameters derivable from MOS capacitors. The flrst of these is the flatband voltage. 
The following equation describes t_he various contributors to the llatband voltage. 
() 
' l f ( X Ol + X) Q J 
~FB = Ho - -C X p(x)clt -
Ox X ()x C1),'( 
- ox 
l 2-5~ l 
H0 is the contribution from the barrier height difference which results from the work function 
difference between the gate material and the semiconductor. The second tenn on the nght 
represents the moment of the charge distribution in the oxide. The moment of the charge 
distribution is necessary since for charges closer to the semiconductor. a larger number of 
their lines of force will terminate on charges in the silicon than for charges closer to the gate. 
'This tenn represents a variety of different types of charge. such as mobile charges and fixed 
charges which are distributed throughout the oxide. The last term represents charges fixed in 
the oxide which lie very close to the sil'icon interface. As far as the oxide charges are 
concerned, these are always pre~cnt. and arc a consequence of processing. These charges are 
usually positive and the lines of force arising from them terminate on both the gate electrode 
and semiconductor. The fraction of the lines of force which terminate in the semiconductor 
induce an accumulation of charge near the semiconductor surface and a bending of the bands 
at the surface,usually downward. This is the state of affairs as exists at thermal equilibrium. 
i.e., the Fenni levels in the gate and the semiconductor are equal. 
In order for the bands in the silicon to be flat, a potential must be applied to the gate so 
that the electric field in the silicon is zero. This condition is called flatband and the potential 
applied 10 the gate that brings it about is called the flatband voltage V FB. The flatband 
voltage can be detennined by comparison of an experimental high frequency curve and a 
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.. 
calculated (ideal) high frequency CUl"\'C J.S shown in figure2- l 2. 
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FIGURE 2-12 High frequency capacitance as a function of gate bias. showing the effect of 
oxide charge. The C-V curve marked ideal has no oxide charge. Where a) illustrates positive 
oxide charge and b) illustrates negative charge [ 18 ] . 
In Lhis figure. the measured high frequency curve is displace from the ideal one. while lhe 
shape remains the same. The zero bias capacitance is read from the ideal curve. This 
capacitance value is located on the measured curve and the corresponding voltage is read off 
the voltage axis. This value is the fiat band voltage. The shape of this curve remains 
unchanged only if the interface state density is low. If the interface ·state density is high. there 
is effectively a capacitance in parallel with the depletion layer capacitance. This results in a 
distortion in the shape of the ideal high frequency curves because the accumulation region 
capacitance is lowered while the depletion region capacitance is increased. 
My flatband voltage values were dctennined by a somewhat less accurate method but 
yielding results good enough for my purposes. For my data the semiconductor flat band 
capacitance was first detennined according to· CFBS = Es IA.p, where AP is the extrinsic debye 
length. A general expression for the dcby length when both carrier types arc present is 
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' I 2 
. 
Ao= 
: kT£ 
, I 
~- q - n n + p o J 
( 2-551 
For the p-type silicon case the n O term v anishcs and we have an expre)sion for the extrinsic 
debye length for a p-typc semiconductor is 
( 
A = I kT£ 
p l q 2 I p () ) 
The corresponding total tlatband capacitance is then given by 
CFasCo~ Cra = -----( col + C FBS) 
1 -( _-)0) 
( 2-57) 
This value of capacitance is then searched for along the experimental high frequency C-V 
curve. When found. the corresponding value on the voltage axis is read and used as the 
flatband· voltage. 
This method is subject to errors if the interface states contribute to the capacitance and if 
the doping is nonuniform. For my samples, the initial interface trap densities are negligible. 
but the doping is non unifonn due to the processing which involves ion implantation and 
many thennal cycles; Doping nonuniformities give a negative contribution to the flatband 
voltage. The main use I will m·ake of this data is for tomparison purposes so that the data 
. from this source is good enough for my purposes. 
2.5 DOPING MEASUREMENT FROM CAPACITANCE 
The first requirement for detennining the doping profile from capacitance measurements 
is that the surface is in depletion. The differential capacitance is a measure of the differential 
change in charge produced by a differential change in voltage. The doping profile from 
30 
capacitance can only be obtained when doping profile is closely related to the free c1mcr 
charge concentration flowing in response to the gate voltage. In accumulation and inversion. 
free carrier charge is only a weak function of ionized impurity conccntr:.Hion. Therefore. the 
depletion region of operation must be used. The ionized dopant impurity protlle cm be 
obtained from the slope of a 11 C~ vs V c curve. where Cm is the capacitance measured in 
depletion at gate bias V c. The interface trap contribution must of course be negligible. 
The depletion layer capaci tancc per unit area is C0 = Er/ w and d'w· = E~ d (1,, CO ). BccJusc 
the oxide layer capacitance is not vol.rage dependent we have 
dw = E,d [ _l_ + _I 1 = E,d [ _I 
1 
~· C o:r. CD J L Cm ) 
( 2-5 8 l 
N.,,.,. can now be ex.pressed 1n terms of a slope. L1sing ·dQc = -qN(w)dw = CmdVc, 
eliminating w yields 
Solving for N (w) 
vields 
J 
( 1 
-qN(w)E,d l /. J = CmdVc 
The differentiation fonnula (d./dx)(l/x)2 = (2/x)(d/dx)(l/x) can now be applied to obtain 
31 
-i -n ( _ -)7) 
( 2-60) 
( 2-6 1 ) 
Thus N (w) is related reciprocally to the slope of J ( l , Cm )2 versus Ve; curve. To obtJin the 
ionized dopant impurity profile JS a function of depth. we c:.tlculate .V ( w) at each value of 
gate bias using (2-52). The depth corresponding to this concentration vJlue is then determined 
from 
w = f. 5 
For my measuremcnL'i J simpler Jpproach to determining the dopant concentration \A,JS 
taken. A dopant concentration was determined based on the differential capacitance of the 
semiconductor at it's minimum capacitance value. The procedure is as follows. An 
expression for the dopant concentration is 
( \., 
4<l) / I C sm111 ' -I I Nr, = I (2-63 l : 
.1 qEoKr, ' A I l ) 
Where¢,/ is the Fermi potential of the semiconductor given by 
( 2-64) 
The dopant concentration is found by the intersection of the previous two equation. This 
value of dopant concentration in then used in 2-55 to detennine AP which is then used in 
CFBS = tsl>-p· to detennine C FBS· then finally C FB in 2-56. To determine Qss we used 
(2-65) 
where ~nu is the gate sem.iconductor work function difference which in cum is ~nu = <i>m - <l>s, · 
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The substrate work function 'l>s, is given by 'l>s, = 3.25 + .55 + '1>/SJ. The threshold voltage. V,h 
is obtained from 
where Qb is the semiconductor\chJrge given by 
Ns,qEs, 
Qb =± -c--
.1' men 
The oxide thickness T0 :x is given by 
2.6 SIMS PROFILING 
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FIGURE 2-13 Schematic illustration of SIMS technique [19]. 
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SIMS is an analytical technique that can be used to ch~racterize the surface and near 
surface region of solids. In this technique a beam of energetic. primary ions is used to sputter 
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the sample surface which in tum produces ionized secondary paniclcs that are detected using 
a mass spectrometer. The technique is illustrated schematically in ligurc 2-13. The sputtering 
process consists of the implantation of the primary species into the sample and the removal of 
surface atoms by the energy loss of the primary species in the fonn of J collision c1scack. 
~1ost of the secondary panicles formed are neutral, but the positive and negative species Jre 
of interest in SIMS. The panicular application of SI~S for this experiment is called depth 
profiling. In depth profiling, one or more masses are monitored by a mass spectrometer hy 
rapidly switching between masses. Each species of interest is thus monitored as a function of 
depth as the materill is sputtered :.iw:.iy. Accurate depth prollling requires unifonn 
bombardment of the analysis area by the primary beam. Also. the sputtered area must he 
larger thari the detected area. 
The spunered area is·defined by rastcring the primary beam over a specific region. As the 
sputtering proceeds. a crater is formed. If the entire rastered area was detected. there would be 
contributions from the crater side wJll leading to erroneous results. This is avoided through 
the use of an apenure or electronic gating to detect the secondary beam only in the interior of 
the rastered area. ·Also of lmponancc 1s tlamess of the sample, otherwise depth resoluuon 
would be degraded by getting signals from several depth levels at the same Lime. Sl~1S· 
measurements are subject tb chemical enhancement of secondary iori yields. The presence of 
electronegative elements such as oxygen at the spunering surface can increase the positive 
secondary ion yields and the presence of electro-positive elements, such as Cs for example, a.t 
the sputtering surface can increase the yield of negative secondary ions. As a result these two 
beams are often used in a.naJysis. For my samples an 0 2 beam was used. Matrix effect is a 
general tenn used to describe differences in sensitivity for a given element in samples o( 
different composition. These changes can result from changes in ionization efficiency and/or 
sputtering yield. If reactive primary beams. such as Oi or Cs+. small changes in sputtering 
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yield often produce large changes in ionization efficiency. These matnx effects ..1rc 
particularly troublesome when the sample. consists of multiple layers with different secondary 
ion yields, leading to discontinuities at the interfaces. Matrix effects are compensated for by 
the use of relative sensitivity factors ( RFSs ). The RSF accounts for differences in spuuering 
rate and is a relative ·measure or ionization probability of a given element in a given matrix. 
Since my sample has an Si02 !Jycr. the oxygen in the layer increases the secondary 10n 11cld 
of fluorine since the fluorine species analizcd for is F+ and the yield of positive F ... ions 1s 
enhanced by the the electro negative oxygen. Corrections are made by comparison with :.m 
ion implanted standard of known flucnce. The use of the relative sensitivitv factor 1s 
governed by 
I, 
p, = -
1 
RSF 
m 
where p, is the impurity atom density in atoms! cm 3 • I, is the impurity isotope secondary ion 
intensity in counts/s, I"' is the matrix isotope secondary ion intensity in counts/s ( this is the 
reference standard), and RSF has the units of atoms 1<.:m 3 . The determination of an RSF from 
an ion implanted standard with constant background intensity is given by 
( 1 $Cl,,.t I EM I RSF= · 1-, 
d'fJ, -dlbC l FC j ' (2-70) 
where 4) is the ion implant fluence in atoms I cm 2 , C is the number of measurements or data 
cycles. EM/FC is the ratio of electron multiplier to Faraday cup counting efficiency whlch is 
used only when the matrix is measured on the FC and impurity on the EM ·and d is the crater 
depth in cm. D; is the sum of the impurity isotope secondary ion counts over the depth of the 
profile. / b is the background ion intensity of ti in counts/data cycle and t is the analysis time 
in sec./cycle for the species of interest. The raw SIMS data produced on the x axis is the 
spunering time or data cycles. A cycle consists of one measurement on each of the species in 
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the profile. To convert the raw data into a concentration vs depth plot the depth of the_ cuter 
at each concentration measurement must be detennined. The crater depth can be determined 
by a surface profilometer or an optical interference microscope. For the case where the crater 
surface is rough and the depth can not be measured· Jccuratcly. the sputtering r:.ite c:.in be 
detennined from a sample of the same matrix which has a flat surface and which has be 
sputtered just prior to or just after the analytical sample. 
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CHAPTER 3 
EXPERIMENT 
11 I~TRODL:CTION 
This chapter describes my experimental procedure including device fabrication. Jging Jnd 
measurement techniques. The goal of this work is to study the effects of the presence of 
fluorine at the Si SiO, interface of a \10S n-chJnnel trms1stor on hol electron agin~. The 
- • ':-' l,..., 
fluorine is applied by ion implantation. This technique hJs the advantage of precise control ot 
the dose and location of the fluorine. Similar techniques have been used in [20]. Care must be 
taken to avoid implantation d~age of the interface. This is minimized by annealing after the 
implantation [2 l ]. Interface degradation is also minimized by implanting before the gate is 
patterned. A low implant energy keeps the implant away from the interface. The fluorine then 
gets to the interface by diffusion during the subsequent heat treatment that occur during the 
processing. No special anneal is necessary since annealing is a nonnal part of MOS transistor 
fabrication in such steps as· source drain implant activation. This approach is facilitated by the 
fact that fluorine has a segregation coefficient which causes it to accumulate in the SiO 2 at the 
expense of the Si. The particular implantation conditions I used were based on the experience 
of workers at A TI who have done some studies on tluorine with respect to gm degradation. 
These conditions turned out to be optimum. I tried some additional fluorine implants at higher 
doses and energies but these severely degraded device parameters. 
3.2 CMOS DEVICE FABRICATION SEQUENCE 
The staning material for my devices is a substrate of lightly doped p-type epitaxial 
material grown on heavily doped p-type silicon. This is done to help prevent latch up during 
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device operation. 
3.2.1 N-TUB figure 3. l 
The N-tub region is fonned by growing a thin oxide. d.cpositing ~1licon nnride. then 
patterning the tub with photorcsist. Nitride not protected by photorcs1st is .then etched off 
leaving the oxide layer which serves to randomize the· subsequent implants to prcvt?nt 
channeling of the implants. The wafers are then implanted wi-th phosphorus then arsenic .. The 
arsenic produces a high surf ace concentration that serves a channel-stop _for P-chann_cl devices 
and provides punch through protection. 
3.2.2 P-TUB figure 3.2 
The P-tub mask is formed by stripping the N-tub photoresist and doing an oxidation which 
grows thick oxide over the ~-tub region. This oxidation also serves to drive 1n the implants. 
The silicon n·itride is now stripped off to expose the P-tub region. The P-tub region now 
receives a ooron implant. oxidation to drive the implant J.Dd another boron implant to serve as 
a channel stop for the N-channel d~vices. 
3.2.3 THINOX figure 3.3 
Thin oxide regions are now fonned in which transistors will later be fabricated. All oxide 
1s first stripped off the surface, A thin oxide pad is gr:own. silicon nitride deposited and 
patterned. 
3.2.4 Hf POX· figure 3.4 
Field isolation oxide is now grown by high pressure oxidation. This has the advantage of 
reducing the ·thennal budget and having less boron segregate into the oxide. 
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3.2.5 THRESHOI.D ADJUST IMPLANT figure 3.5 
The silicon nitride is now stripped o(f. An oxide layer is now grown through which a Vt 
Jdjust BF 2 implant is done. The oxide is now stripped off. this "gate O" sequence provides J 
better silicon surface for the growth of the re.al gate oxide. 
3.2.6 GATE DEFINITION fi~ure 3.6 
A 150 angstrom gate oxide is nqw grown and polysilicon deposited. The polysilicon is 
then doped in a furnace diffusion with ?Br 3 and the gate. then pauemed. 
3.2.7 LDD IMPLANTS figure 3.7 
LOO structures are ·now fonned by doing a blanket phosphorus implant which dopes both 
the n and p channel SID regions. The n-channel devices are now protected with photoresist 
and a BF 2 implant is done which counter dopes the p-channel SID regions. 
3.2.8 SPACER figure 3.8 
An oxide spacer is now fonned by depositing a low temperature oxide and doing Jn 
anisotropic etch. 
3.2.9 SELECTIVE ·N+ and p+ SID IMPLANTS figure 3.9 
Photoresist is uS(d to do selective implants of arsenic of the and BF 2 for the n'."channel 
and p-charmel SID regions respectively. A ·high temperature anne.al is then done lo activate 
the implants. 
3.2.lO SELF AUJGNED TiSi figure 3.10 
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TiSi 2 films are now fonned on the gate and SID areas only. Ti metal is blanket deposited 
and given a RTA (rapid thennal. anneal) heat treatment to fonn the TiSi 2 film. A selective 
chemical etch then removes unreacted Ti. A second RTA is now done to stabilize the film. A 
low temperature oxide is now deposited to serve as the inter-level dielectric between the poly 
gate level and aluminum metalization that follows. 
3.2.11 Al METAllZATION figure 3.11 
Connection of the transistors to bond pads is provided by runners composed. of aluminum 
and titanium nitride layers. Windows are cut in the inter-level dielectric. Ti metal is deposited 
and given an RTA in a nitrogen ambient to fonn the titanium nitride. Alumi_num metal is 
deposited and the metal is- then patterned. The aluminum is given a low temperature anneal 
and the process is completed. 
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FIGURE 3-1. N-tub. 
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3.3 ION IMPLANTATION 
----
CONTROL 
F - J.t/b lfO tvv: 
~- )~ ((, 
'?; 0 k' -'Ar' 
Ion implantation is a technique for introducing impurity atoms into the semiconductor. 
The impurities are formed into a beam and accelerated towards the semiconductor. The dose 
delivered is determined by the beam current and rate at which it is scanned along the target. 
The depth of penetration of the impurities depends on the accelerating voltage used in 
fanning the bearn. As these impurities travel though the semiconductor they lose energy 
either through collision between the ion and nuclei of the substrate atoms or by interaction of 
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the ion with electrons in the substrate. The p~irticular loss mechanism is a function of the 
atomic number of the.ion and the accelerating volwge. >iuclcJ.r stopping predominates at \ow 
energies and high atomic number while electronic interactions prevale at high energies ~rnd 
low atomic number. The distribution of the implanted material in Jn amorphous t~ugct 1s 
approximately gaussian and is therefore characterized by a mean and a rJnge. The mc:.m 
known· as the range and sigma as the straggle. Nuclear stopping and electronic stopping Jre 
usually assumed independent and therefore the rate Jt which the incident ion losses energy 1-.; 
given by 
- dE = .\' (S" + Se·l. i ; - l ) 
Jx 
where N is the number of substrate aroms per unit volume. S" is the nuclear stopping power 
and St i·s the electronic stopping power. A useful expression for the zero-order approximallon 
of the nuclear stopping power is that its independent of the incident ion energy and is given 
by 
1 
eV cm ... 
where (Z 1.M 1) and (Z 2 ,.M 2) are the atomic number and mass of the ion and target 
respectively. The electronic stopping power is approximated by assuming that the electrons 
fonn a free electron gas sand that the .stopping power is proportional to the projectile velocity 
as long as that velocity is less than .the velocity of an electron having the Fermi energy of the. 
free electron gas. Thus, 
,---
st ( £) - CV I = k ~E ' ( 3- 3) 
where k depends on both the projectile and target materials and has the value 
ks;=.2x 10- 15 (eV) 1' 2·cm 2 for amorphous silicon. Since S~ is independent of energy and S,(E) 
increases with energy. there is a critical energy. Eu for which they are equal. This energy is 
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given by {£; = S~I k. The range is the average distance it -takes for an ion to give up all its 
energy and is give~ by 
( 3--l) 
·Nuclear stopping predominat~s when£< <Ee and therefore -dEI dx =: NS~. Thus. 
\ 
~Zt 73 .+z~n M1 +M2 · 
R = .7 ----- "'---- E O A. z 1z2 M 1 
This cxpressmn 1s accurate for heavy ions but over estimates the range of light ions 
Electronic stopping predominates at higher energies and is given by 
• 
R =: 2(hJEo A 
The d·is.tribution of the implanted atoms is approximately gJussian and i·s given by 
<t> / 1 [x-RP]2] N(x)= r- cxp1-.- , 
\J2rr. 8~p L 2 '6Rp 
-
( 3 --S ) 
(3-7) 
where <I>= JN (x)dx is the dose and RP is the range along the direction of incidence. Figure 
0 
3·_ 13 sho.ws the distributions of implanted atoms for the case M 1 <lvf 2 and M 1 >M 2. 
~ 
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FIGURE 3-13. Distribution of implant energies [22J. 
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When implantation is done to single crystal material. if the incident beam aligns 'A-tth 
channels in the crystal. the .ion travels down the channel being slowed by electronic stopping. 
As· a result. heavy ions can travel much further than expected for the non channeling case. 
The distribution of the ·ions for this situation can not be predicted theoretically because a 
substantial fraction of the ions are scattered out ·bf the channel and behave as in the 
amorphous case giving rise to peaks with larger than normal value.s of RP. Channeling cJn 
give rise to distributions with either a single peak. double peak. or monotonic dccreJsing 
characteristic. A maximum range can be calculated for the channeling case by assuming Lhat 
the electrons arc slowed entirely by electronic interactions and therefore the rmgc is 
proponional to the square root of the initial ion energy. An estimate of the straggle for 
perfectly channeled ions. i.e. no dechanneling, is given by Af?cx.\Jd·R where d is the atomic 
spacing along the channel. Channeling can be avoided by disorienung Lhe angle of the 
incident beam with respect to the axis of the crystal channel. The critical arigle below which 
channeling occurs is a function of the ion and its energy. i.e. heavier ions and lower energies 
then to have larger critical angles. Hi ghcr substrate temperatures result in larger I Jct ice 
vibrations which reduces the channeling. The growth of an oxide layer on the substrate also 
reduces channeling since this layer will scatter the incident beam. 
3.4 DEVICE AGING 
The technique I used for aging my device is illustrated here in figure 3-14. The channel 
was driven between accumulation and inversion by applying a square wave between Lhe 
substrate and SID regions. Between accumulation and inversion. the device goes through 
deep depletion. While in deep depletion. the electric field builds up to a level that is strong 
enough to cause avalanche multiplication and hot electron injection through the gate oxide. 
The purpose in using a square wave is to minimize the time of exposure of the gate oxide Lo 
the inversion layer. Itis necessary to.minimize the inversion condition in the channel because 
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when lhe device is in inversion the electric field· across the oxide is very large and tends to 
cause oxide break down very qµickJy and lhc device could be ~ged for -only a shon lime 
before it is destroyed. The square wave ·that I used was at a f rcqucncy of 360 kHz with J 
positive amplitude of+ I volts and a negative amplitude of -19 volts. The negative amplitude 
was achieved by applying a negative offset to the output of a pulse generator. 
\ 
I 
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FIGURE ],.14. Ag'ing setup. 
The voltage drop across the silicon ,depletion layer necessary to cause avalanching can be 
found from equation 2-34. This equation is repeated here for convenience as 
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r / 12] I i3 I 3 Esc 1, -2,3 VA= l- ,Ea =2.72X 10 -[No] . 
4A L qNo J . 
The dopant concentration in the channel region for my n-channel devices is about 7X 10 1ti 
Substituting this value into the above equation results on J val uc of l 5. 9 vol ts for V \. the 
voltage across the silicon depletion layer at the· onset of avalanche multiplication. The volugc 
drop across· the oxide will now be calcu_lated. What ·is needed first 1s the semiconductor 
surf ace charge. Using the depletion approximation this can be calculated using 
where Es is the absolute dielectric permittivity of silicon. Calculating Q5 using the above 
equation and a net n-type channel doping of 7Xl0 16 gives a Qs value of 6.lXl0- 7 C:c"m 2 . 
• 
Knowing the oxide thickness which is 150A. the capacitance due to the oxide Llyer alone is 
given by 
Ea.1: 
c(}.l = x· 
OJ: 
( 3- l (), 
where X0 " is the oxide thickness. Carrying out this calculation gives a value of 2. 36X lo- F 
for the capacitance. Capacitance is defined by 
(3-1.l) 
Solving for V and carrying out the calculation yields a value of 2.57 volts for the voltage 
) 
dropped across the oxide at the onset of avalanche multiplication. The total gate voltage at 
the onset of avalanche multiplication is the sum of the voltage drop across the silicon 
depletion layer and the voltage across the oxide. Summing these two previously calculated 
values gives a total gate voltage of 18.47 volts at the onset of avalanche multiplication. This 
is consistent with my experimental observations. I injected a known amount of charge by 
.using a constant injected current for a fixed time. 
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During the aging process. negative charge becomes trapped at the interface. As this charge 
builds up it reduces the injected current. To compensate for this I used an adjustable positive 
bias on the gate which could be increased to increase the current injection. Referring again to 
figure 3-14, a computer was used to constantly monitor the injected current. When the current 
decreased the positive gate bias level would be increased to keep the current level constant. 
This was done using a programmable picoammeter which also contained a voltage source 
which talked to the computer via the IEEE488 interface. The computer progr:.im ,s 
summerized in the flowchart of flgure 3-15. I used a constant injected current of I 
nanoampere for 30 min. for J total tnJCctcd charge of l .8 X 10-6 C for :.ill of my devices. For 
this current level the gate oxides would break down after about 40 min, 
3.4 INTERFACE STATE ~EASLiREMENT VIA CHARGE PUMPING 
My measurement of interface state density via charge pumping is described in figure 2-9. 
The theory behind the charge pumping technique is given in chapter 2. My particular 
measurements used a triangular wave with a peak amplitude of +4 volts and a minimum 
amplitude of -4 volts supplied by an HP3312A. The frequencies of the gate pulse were in the 
hundreds of kHz range. There was a rc·verse bias of +.5 volts on t.he SID regions. Y1y 
electrometer was a HP41408. SIMS analysis was used to verify the presence of fluorine at 
the interface, additional explanation of the SIMS technique is given in chapter 2. Although 
not a central pan of my experiment, some data derived from capacitor measurements was also 
obtained. 
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CHAPTER 4 
·RESULTS 
4.1 FLL'ORl;\'E EFFECTS ON D,, AFTER HOT ELECTRO\f I~JECTION 
Table 4-1 summarizes the effects of the presence of fluorine on the hOl electron immunit1 
with respect to the increase of Da of YIOS transistors. The devices \.verc aged for 30 minutes 
at a current of one nanoampere for a total injected charge of 1.8 X 10-{, C. The raw Sl\1S 
data and graphs for 0 11 measurcmenL~ arc shown ,n tigurcs 4-3 to 4-12. 
wafer site dose F- SI'.\1S initial final .wll 
20 kev I cone. 
39024-26 4-5 control 4.2e 18 2.32el0 2.98e 11 2.75ell 
39024-26 5-5 control 2.03el0 2.62e 11 2.41ell 
39024-33 4-3 6el4 4.0e 18 l .55e 10 2.80e 11 2.65ell I 
39024-34 2-3 lel5 6.0e 18 l.27e 10 l.6lel 1 1.4 8e 11 
39024-34 2-6 lel5 2.0le 10 1. 8 8e 11 l.66el l 
39024-37 2-5 2el5 1. 8e 19 2.2le10 1. 38e 11 1. l 6e 11 
I 
Table 4-1 Effects of the presence of fluorine on the increase of interface state density with 
hoc electron injection. 
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The D" values of table 4-1 are obtained as follows. Equation 2-20 can be rearranged to 
yield 
r 1 
D = JQH 
" Jlog f 
loge ( 4 - I l 
kr L 2q - Ag J 
q 
From this equation it is seen -that D,, can be determined by plotting the charge pumped per 
cycle of gate pulse vs the log of the frequency. This is the method by v.hich I me;.isured m: 
interface densities. With the appropriate constants substituted into 4-1 we have 
JQSS [ 4 34 l 
D ,, = d l gf l l) ~ - ~ . ~ • ( 4 -2 ) 
o 2 ( l.603X Hr Cl (2.586X l(r- V) (.97X IO c·m l ( 20X 10 cm) J 
finally resulting in 
D" = dQ [2:71 X 10~26]. 
d log f ( 4- 3) 
The results summerized in table 4-1 show an increased immunity of the interface to hot 
electron degradation. These results are consistent with the results of previous authors who 
have studied hot electron degredation in \!10S c1pacitors and gm degredation in \10S 
transistors [ 23]. 
Results reponed in (23 J are shown in figures 4-·1 and 4-2. The devices of figures 4-1 and 
• • 
4-2 all have 4300 A polysilicon. 130 A gate oxide and had a fluorine implant energy of 40 
• 
keV. It is interesting to note that a 40'kev flourine implant has a range of 970 A in Si. Since 
. .. 
their polysilicon thickness is 4300 A, lhis would leave the peak flourine concentration 3330 A 
from the oxide. My work used fiourine implantation at 20 kev. which wouid have a range of 
• • 
446 A. Since my polysilicon thickness is 3800 A, this would result in a peak concentration at 
• 3354 A from the· oxide, essentially the same as in (23 ]. Of course one can not conclude from 
this that the oxide concentrations are the same since the background concentrations of the 
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I 
flourine can be different. The final concentration of flourine in the oxide is also determined 
by the annealing conditions. The annealing conditions of (23] \Vere 30 minutes at 1000 · C in 
argon. My annealing conditions were 950 • C in nitogen. 
Samples with higher fluorine doses and implant energies were Jlso prepared. These 
samples however, showed considerable degradation in gate oxide quality which rendered 1t 
impossible· to do hot electron degradation studies on them that would be meaningful ·in J 
comparison with the group reported in table 4-1. This is because the charge to brcJkJov. n 
decreased· dramaticly for the higher implant group. The breakdown point averaged around 40 
min. for light implant group of table 4-1 but ranged between 5 to 15 min. for the heavy 
implant group. As a resuh. it was not possible to tind a common aging condition that gave 
meaningful results forlx)lh groups. Charge· to breakdown for controls in the light and heavy 
implant groups where similar. indicating that the degradation is indeed due to the· heavy 
fluorine implants. 
This effect is thought to arise as foUows. When the fluorine concentration is low· .. it tirst 
accumulates at the interface where it reduces the intcrf ace state density. As the concentration 
increases it diffuses into the bulk oxide it reacts with silicon to displace oxyge·n. this degrades 
the bulk oxide quality. Other parameters of the heavy implant group also degraded, as will be 
discussed later. 
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4.2 EFFECT OF FLUORINE ON OTHER OXIDE PROPERTIES 
The data in table 4-2 shows an increased oxide thickness with increased dose and energy. 
A mechanism proposed by Wright and ·Savarat [ 231 is based on tluorine diffusion to the 
interface where it bonds to dangling and weakened bonds in the SiO 2 • after these regions 
have become sarur:.ited the lluorine diffuses into the bulk of the StO 2. and becomes 
incorporated there. Herc the lluorine displaces oxygen. the oxygen th.en diffuses to the 
interface and reacts with Si to grow more SiO 2 . The plau_sibility of this mech:.inism 1s 
supponcd by a similar mechanism for the nitridation of oxide :.ind later oxide growth [ 241. 
SAMPLE CONDITH)NS 
Xel5 
I I 
I 
I 
I I 
I I 
I I 
39024-4 control 152.4 I 68.8 I 
39024-8 6e 14 20kev 152.6 68.9 
- I I 
i I 
I 
I 
39024- 14 lel5 20kev 152.7 67.1 I 
- I 
I 39024-18 2e15 20kev 152.8 68.6 I 
-
I 
I I I 
51133-1 I control I 156. 1 82. 1 
I 
I I 
I 
I 
I 
I I I I 
51133-21 le15 40kev 157.3 85.2 
-
51133-17 2e16 40kev 170.3 94.3 
-
51133-18 2e16 80kev 191.3 101.9 
-
Table 4-2 Data derived from MOS capacitor measurements. 
I 
I 
I 
I 
I 
I 
I 
-.852 I I I 
I 
-.856 I 
I 
-.848 I 
I 
-.848 I 
I 
I 
-.935 I 
: 
I 
-.935 
-.915 
-.931 
Qss 
XelO 
-13. 85 
-13.38 
-14.32 
-14.36 
-2.72 
-2.86 
-5.54 
-3. 31 
Vt 
I 
I I 
I 
! 
.5451 I 
' 
I 
I .5436 
I 
' I 
I .5417 
! 
I 
I 
.5497 
I I 
I 
.5486 I I 
.5694 I I 
I 
.6952 I l 
I 
: 
.8097 I I 
I 
I 
I : 
The tlatband voltage and Qss (the total of oxide charges lying near the surface) are also seen 
to increase with dose and energy. Possible explanation for this is a negative fixed charge from 
the fluorine and relaxation qf strained interfacial bonds. 
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V01 is also seen to increase· with dose and energy. This can be explained by the increase in 
oxide thickness, V FB, Qss and the substrate doping N0 . This is explained by equations 2-54 
and 2-66. 
4.3 CONCLUSIONS 
The presence of fluorine at the Si -SiO 2 interface has been shown to provide an increa_sed 
immunity to the increase. in interface state density that is accompanied by hot-electron 
injection into the gate oxides of MOS transistors. While this has been demonstrated before for 
capacitor structures and for MOS transistors in terms of gm degradation, it has been 
demonstrated here my direct measurement of interface state densities on MOS transistors via 
the charge pumping technique. The concentration of !luorine at the interface is critical. Too 
little has no effect and too much degrades the bulk ox.ide. For implanted fluorine. the implant 
energy is also important, too high an energy resulting in damage to the interface. 
A suggestion for futher work in this field is to do selective 11uorinc implants on half a 
wafer while using the other half as the control. This avoids problems due to wafer to w;.ifcr 
variation. Photoresist can be applied -and half the wafer immersed in solvent to dissolve the 
resist. The wafer can then get a blanket implant, with half of it being masked by the 
undissolved resist. Also of interest would be to vary the lluorine concentration to determine 
the optimum concentration to improve the interface but not degrade the bulk oxide properties. 
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